

Skywire[®] Hardware Design Checklist

NimbeLink Corp
Updated: August 2018



© NimbeLink Corp. 2018. All rights reserved.

NimbeLink Corp. provides this documentation in support of its products for the internal use of its current and prospective customers. The publication of this document does not create any other right or license in any party to use any content contained in or referred to in this document and any modification or redistribution of this document is not permitted.

While efforts are made to ensure accuracy, typographical and other errors may exist in this document. NimbeLink reserves the right to modify or discontinue its products and to modify this and any other product documentation at any time.

All NimbeLink products are sold subject to its published Terms and Conditions, subject to any separate terms agreed with its customers. No warranty of any type is extended by publication of this documentation, including, but not limited to, implied warranties of merchantability, fitness for a particular purpose and non-infringement.

NimbeLink and Skywire are registered trademarks of NimbeLink Corp. All trademarks, service marks and similar designations referenced in this document are the property of their respective owners.

Table of Contents

Table of Contents	2
Introduction	3
Scope	3
Orderable Devices	3
Design Checklist	5
Introduction	5
Pin Implementation Considerations	5
Antenna Considerations	10
Enclosure Considerations	10
Power Supply Considerations	11
General Design Considerations	11

1. Introduction

1.1 Scope

This document serves as a hardware design checklist for customers who are integrating NimbeLink's Skywire modems into their products. Included in this document is a checklist of important design considerations, as well as suggestions and tips for improving designs utilizing Skywire modems.

1.2 Orderable Devices

Skywire Family	Orderable Device
CAT M1 LTE	NL-SW-LTE-QBG96 NL-SW-LTE-SVZM20 NL-SW-LTE-SVZM20-B NL-SW-LTE-TM1G-V NL-SW-LTE-TM1G-A
CAT 4 LTE	NL-SW-LTE-S7588-V NL-SW-LTE-S7588-V-B NL-SW-UAV-S7588 NL-SW-LTE-S7588-T NL-SW-LTE-S7588-T-C
CAT 3 LTE	NL-SW-LTE-TSVG NL-SW-LTE-TSVG-B NL-SW-LTE-TEUG NL-SW-LTE-TNAG NL-SW-LTE-TNAG-B
CAT 1 LTE	NL-SW-LTE-WM14 NL-SW-LTE-WM14-B NL-SW-LTE-WM14-C NL-SW-LTE-S7648 NL-SW-LTE-GELS3 NL-SW-LTE-GELS3-B NL-SW-LTE-GELS3-C NL-SW-LTE-GELS3-D NL-SW-LTE-S7618RD
Global 3G	NL-SW-HSPA

2. Design Checklist

2.1 Introduction

The following sections serve as a design checklist for Skywire modems. In order to properly create a design utilizing a cellular modem, it is crucial to account for each of the items listed in the checklist.

2.2 Pin Implementation Considerations

Each of the pins on the Skywire must be accounted for. Refer to the datasheet for the Skywire in question, and ensure that each pin is implemented according to the specifications listed in the datasheet.

Pin #	Pin Name	Requirements	Done?
1	VCC	<ul style="list-style-type: none"> The chosen power supply can supply up to 2 A of current at any time with minimal voltage drop during current spikes. <ul style="list-style-type: none"> The power supply's output voltage must not drop outside of the modems operating voltage range at any time. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> The chosen power supply has a rapid transient response. <ul style="list-style-type: none"> It is recommended to use a switching power supply with a switching frequency >1MHz. LDO's are not recommended. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> A 0.1 μF capacitor should be placed nearest to the VCC pin, followed by a 100 μF capacitor. Both capacitors are placed directly in the power path, and not off to the side. Both capacitors must have low ESR. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> PCB traces from the power regulator are wide enough to ensure that there is a low impedance power delivery circuit available to the modem. <ul style="list-style-type: none"> It is recommended that the power supply traces be at least 80 mils wide on outer layers. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> Noise sensitive signal lines (such as USB or RF signals) are insulated from the power supply input cables. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> For any power traces that transition between PCB layers, multiple vias are used at each transition point. <ul style="list-style-type: none"> It is recommended to use at least 4 vias for each trace that transitions across PCB layers. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> Power and Ground pins have a continuous connection to their respective planes. Thermal reliefs are not recommended on these pins. 	<input type="checkbox"/>

2	DOUT	<ul style="list-style-type: none"> • If UART is used, the DOUT pin is implemented. • If UART is not used, DOUT is connected to a test pad. 	<input type="checkbox"/>
3	DIN	<ul style="list-style-type: none"> • If UART is used, the DIN pin is implemented. • If UART is not used, DIN is connected to a test pad. 	<input type="checkbox"/>
4, 10, 11, 15	GND	<ul style="list-style-type: none"> • If the PCB contains 4 or more layers, a dedicated ground plane is implemented. • Otherwise, if the PCB contains 2 or fewer layers, a ground plane has been properly implemented by creating a ground flood on all unused space. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • Unused space on non-ground plane layers are filled with ground and stitched together using stitching vias. 	<input type="checkbox"/>
5	Reset	<ul style="list-style-type: none"> • The Reset pin is implemented, and must be driven with an open collector output from the host system or with a discrete open collector transistor. 	<input type="checkbox"/>
6	VUSB	<ul style="list-style-type: none"> • If the USB interface is used the VUSB pin is connected to USB connector or onboard USB controller. • If the USB interface is not used connect to test point. 	<input type="checkbox"/>
7, 8	USB_D+ USB_D-	<ul style="list-style-type: none"> • If USB is being utilized, the USB D+ and USB D- are implemented. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • The USB D± traces are routed as a 90 ohm impedance differential pair. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • The USB D± traces are length matched. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • The length of the USB D± traces is minimized as much as possible. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • The USB differential pairs are routed such that there exists a continuous ground return path beneath the traces. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • Any layer transition has multiple ground vias, for the current return path, next to the layer transition. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • The USB trace is not routed over any splits in the directly adjacent ground plane 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • If the USB signals are being used off-board, ESD protection is implemented near the off-board connector. 	<input type="checkbox"/>
		<ul style="list-style-type: none"> • There are no stubs in the signal path of the USB D± traces. If stubs are unavoidable length is <50mil. 	<input type="checkbox"/>
<ul style="list-style-type: none"> • The USB traces are not shared with any other device, populated or otherwise. 	<input type="checkbox"/>		

9	WAKE (low to high) SVZM20 nWAKE_IN (pull down) WM14 DTR (Tie to GND)	<ul style="list-style-type: none"> ● Pin 9 is implemented and there exists a way to assert a logic state on this pin. <ul style="list-style-type: none"> ○ If Pin 9 is not actively controlled by the host system a 1 KOhm pull down resistor should be connected. 	□
12	CTS	<ul style="list-style-type: none"> ● The CTS pin is implemented, and there exists a way to read the logic state of this pin. <ul style="list-style-type: none"> ○ If the serial interface is not implemented, connect to test point. 	□
13	STATUS QBG96 ON_STATUS SVZM20 VGPIO S7588, S7648, S7618RD V180 GELS3 ON/nSLEEP TM1G, TSVG, TEUG, TNAG, HSPA nWAKE_OUT WM14	<ul style="list-style-type: none"> ● Pin 13 is implemented, and there exists a way to read the logic state of this pin. 	□
14	VREF	<ul style="list-style-type: none"> ● A reference voltage has supplied to this pin and is in the appropriate voltage range for the UART signals. 	□
		<ul style="list-style-type: none"> ● A mechanism is in place that allows VREF to be disconnected from the Skywire. Used to achieve the lowest power states. <ul style="list-style-type: none"> ○ One way to achieve this is to use a GPIO to drive VREF, or to include a P-channel MOSFET in the VREF signal path to control the VREF signal from the host processor. 	□
16	RTS	<ul style="list-style-type: none"> ● The RTS pin is implemented, and there exists a way to assert a logic state on this pin. <ul style="list-style-type: none"> ○ If Pin 9 is not actively controlled by the host system, a 1 KOhm pull down resistor should be connected to the RTS pin. 	□

17	I2C SDA QBG96	<ul style="list-style-type: none"> Optional, leave floating if not used. If implemented, the I2C SCL pin requires an external 1.8 V pullup. 	□
	DIOx S7588, S7648, S7618RD, TM1G, TSVG, TEUG, TNAG, HSPA, GELS3	<ul style="list-style-type: none"> Optional, leave floating if not used.. <ul style="list-style-type: none"> If implemented, ensure that the voltage on the pin is between 0 and 1.8V. 	
	GPIO2 WM14		
	Reserved SVZM20	<ul style="list-style-type: none"> Pin 17 is not implemented, and is left floating. 	
18	I2C SCL QBG96	<ul style="list-style-type: none"> Optional, leave floating if not used. If implemented, the I2C SCL pin requires an external 1.8 V pullup. 	□
	DIOx S7588, S7648, S7618RD, GELS3, TM1G, TSVG, TEUG, TNAG, HSPA	<ul style="list-style-type: none"> Optional, leave floating if not used. <ul style="list-style-type: none"> If implemented, ensure that the voltage on the pin is between 0 and 1.8V. 	
	GPIO3 WM14		
	Reserved SVZM20	<ul style="list-style-type: none"> Pin 18 is not implemented, and is left floating. 	
19	RING QBG96, TM1G, SVZM20	<ul style="list-style-type: none"> If the RING pin is implemented, there exists a way to read the logic state of this pin. If the RING pin is not implemented, it is left floating or connect to a test point. 	□
	ADC1 S7588, S7648, S7618RD, TSVG, TEUG, TNAG, HSPA, WM14, GELS3	<ul style="list-style-type: none"> Optional, leave floating if not used. <ul style="list-style-type: none"> If implemented, ensure that the voltage on the pin is between 0 and 1.8V. 	
20	ON_OFF or PWR_ON	<ul style="list-style-type: none"> Pin 20 is implemented and must be driven with an open collector output from the host system or with a discrete open collector transistor. 	□

2.3 Antenna Considerations

Design Considerations	Done?
<ul style="list-style-type: none">• An appropriate primary antenna has been selected for the Skywire.<ul style="list-style-type: none">○ Refer to the relevant Skywire datasheet for antenna design requirements, and recommended antennas.	<input type="checkbox"/>
<ul style="list-style-type: none">• If required, a suitable diversity antenna has been chosen for the Skywire.<ul style="list-style-type: none">○ Refer to the relevant Skywire Datasheet for antenna design requirements, and recommended antennas.	<input type="checkbox"/>
<ul style="list-style-type: none">• The antenna(s) are sufficiently isolated from noise generated by other design components.	<input type="checkbox"/>
<ul style="list-style-type: none">• The antenna(s) are mounted in accordance with the manufacturer's guidelines.	<input type="checkbox"/>

2.4 Enclosure Considerations

Design Considerations	Done?
<ul style="list-style-type: none">• The enclosure design insulates the Skywire from outdoor environments.<ul style="list-style-type: none">○ A sealed enclosure is recommended.	<input type="checkbox"/>
<ul style="list-style-type: none">• The enclosure design ensures that the Skywire is protected from moisture.<ul style="list-style-type: none">○ Condensing moisture will permanently damage the modem. Check modem datasheet for acceptable range.	<input type="checkbox"/>
<ul style="list-style-type: none">• The enclosure does not adversely affect the signal strength of the antenna(s).<ul style="list-style-type: none">○ Metal enclosures and metal objects will block and/or detune antenna systems. Consult an RF engineer for guidance on antenna selection and placement.	<input type="checkbox"/>

2.5 Power Supply Considerations

Design Considerations	Done?
<ul style="list-style-type: none">• The power supply is designed to prevent brownout conditions from occurring.<ul style="list-style-type: none">○ Brownouts may damage the modem.	<input type="checkbox"/>
<ul style="list-style-type: none">• The power supply layout is in accordance with the manufacturer's guidelines.	<input type="checkbox"/>
<ul style="list-style-type: none">• Power supply switching current loops are minimized.	<input type="checkbox"/>
<ul style="list-style-type: none">• The power supply is controlled in a manner such that the power will not be cut from the modem until modem has properly shut down.	<input type="checkbox"/>
<ul style="list-style-type: none">• A mechanism is implemented that ensures the modem can always gracefully disconnect from the network in the event of a power failure.	<input type="checkbox"/>

2.6 General Design Considerations

Design Considerations	Done?
<ul style="list-style-type: none">• Firmware update and debugging considerations: If USB is not used in the design, include a USB connector connected to Skywire USB interface so firmware can be updated on the modem while installed in the product.<ul style="list-style-type: none">○ Even if USB is unused in the final implementation, it is highly recommended that a connector be included in the final design for firmware updates and debugging purposes.	<input type="checkbox"/>