# Skywire® Hardware Design Checklist

**NimbeLink Corp**
**Updated: August 2018**

# Table of Contents

# 1. Introduction

## 1.1 Scope

This document serves as a hardware design checklist for customers who are integrating NimbeLink's Skywire modems into their products. Included in this document is a checklist of important design considerations, as well as suggestions and tips for improving designs utilizing Skywire modems.

## 1.2 Orderable Devices

| Skywire Family | Orderable Device |
|---|---|
| CAT M1 LTE | NL-SW-LTE-QBG96<br>NL-SW-LTE-SVZM20<br>NL-SW-LTE-SVZM20-B<br>NL-SW-LTE-TM1G-V<br>NL-SW-LTE-TM1G-A |
| CAT 4 LTE | NL-SW-LTE-S7588-V<br>NL-SW-LTE-S7588-V-B<br>NL-SW-UAV-S7588<br>NL-SW-LTE-S7588-T<br>NL-SW-LTE-S7588-T-C |
| CAT 3 LTE | NL-SW-LTE-TSVG<br>NL-SW-LTE-TSVG-B<br>NL-SW-LTE-TEUG<br>NL-SW-LTE-TNAG<br>NL-SW-LTE-TNAG-B |
| CAT 1 LTE | NL-SW-LTE-WM14<br>NL-SW-LTE-WM14-B<br>NL-SW-LTE-WM14-C<br>NL-SW-LTE-S7648<br>NL-SW-LTE-GELS3<br>NL-SW-LTE-GELS3-B<br>NL-SW-LTE-GELS3-C<br>NL-SW-LTE-GELS3-D<br>NL-SW-LTE-S7618RD |
| Global 3G | NL-SW-HSPA |

# 2. Design Checklist

## 2.1 Introduction

The following sections serve as a design checklist for Skywire modems. In order to properly create a design utilizing a cellular modem, it is crucial to account for each of the items listed in the checklist.

## 2.2 Pin Implementation Considerations

Each of the pins on the Skywire must be accounted for. Refer to the datasheet for the Skywire in question, and ensure that each pin is implemented according to the specifications listed in the datasheet.

| Pin # | Pin Name | Requirements | Done? |
|---|---|---|---|
| 1 | VCC | • The chosen power supply can supply up to 2 A of current at any time with minimal voltage drop during current spikes.<br>  ○ The power supply's output voltage must not drop outside of the modems operating voltage range at any time. | ☐ |
| | | • The chosen power supply has a rapid transient response.<br>  ○ It is recommended to use a switching power supply with a switching frequency >1MHz. LDO's are not recommended. | ☐ |
| | | • A 0.1 µF capacitor should be placed nearest to the VCC pin, followed by a 100 µF capacitor.<br>• Both capacitors are placed directly in the power path, and not off to the side.<br>• Both capacitors must have low ESR. | ☐ |
| | | • PCB traces from the power regulator are wide enough to ensure that there is a low impedance power delivery circuit available to the modem.<br>  ○ It is recommended that the power supply traces be at least 80 mils wide on outer layers. | ☐ |
| | | • Noise sensitive signal lines (such as USB or RF signals) are insulated from the power supply input cables. | ☐ |
| | | • For any power traces that transition between PCB layers, multiple vias are used at each transition point.<br>  ○ It is recommended to use at least 4 vias for each trace that transitions across PCB layers. | ☐ |
| | | • Power and Ground pins have a continuous connection to their respective planes. Thermal reliefs are not recommended on these pins. | ☐ |

| | | | |
|---|---|---|---|
| **2** | **DOUT** | ● If UART is used, the DOUT pin is implemented.<br>● If UART is not used, DOUT is connected to a test pad. | ☐ |
| **3** | **DIN** | ● If UART is used, the DIN pin is implemented.<br>● If UART is not used, DIN is connected to a test pad. | ☐ |
| **4, 10, 11, 15** | **GND** | ● If the PCB contains 4 or more layers, a dedicated ground plane is implemented.<br>● Otherwise, if the PCB contains 2 or fewer layers, a ground plane has been properly implemented by creating a ground flood on all unused space. | ☐ |
| | | ● Unused space on non-ground plane layers are filled with ground and stitched together using stitching vias. | ☐ |
| **5** | **Reset** | ● The Reset pin is implemented, and must be driven with an open collector output from the host system or with a discrete open collector transistor. | ☐ |
| **6** | **VUSB** | ● If the USB interface is used the VUSB pin is connected to USB connector or onboard USB controller.<br>● If the USB interface is not used connect to test point. | ☐ |
| **7, 8** | **USB_D+ USB_D-** | ● If USB is being utilized, the USB D+ and USB D- are implemented. | ☐ |
| | | ● The USB D± traces are routed as a 90 ohm impedance differential pair. | ☐ |
| | | ● The USB D± traces are length matched. | ☐ |
| | | ● The length of the USB D± traces is minimized as much as possible. | ☐ |
| | | ● The USB differential pairs are routed such that there exists a continuous ground return path beneath the traces. | ☐ |
| | | ● Any layer transition has multiple ground vias, for the current return path, next to the layer transition. | ☐ |
| | | ● The USB trace is not routed over any splits in the directly adjacent ground plane | ☐ |
| | | ● If the USB signals are being used off-board, ESD protection is implemented near the off-board connector. | ☐ |
| | | ● There are no stubs in the signal path of the USB D± traces. If stubs are unavoidable length is <50mil. | ☐ |
| | | ● The USB traces are not shared with any other device, populated or otherwise. | ☐ |

  

| | | | |
|---|---|---|---|
| **9** | **WAKE (low to high)**<br>SVZM20<br>**nWAKE_IN (pull down)**<br>WM14<br>**DTR (Tie to GND)** | • Pin 9 is implemented and there exists a way to assert a logic state on this pin.<br>  ○ If Pin 9 is not actively controlled by the host system a 1 KOhm pull down resistor should be connected. | ☐ |
| **12** | **CTS** | • The CTS pin is implemented, and there exists a way to read the logic state of this pin.<br>  ○ If the serial interface is not implemented, connect to test point. | ☐ |
| **13** | **STATUS**<br>QBG96<br>**ON_STATUS**<br>SVZM20<br>**VGPIO**<br>S7588, S7648, S7618RD<br>**V180**<br>GELS3<br>**ON/nSLEEP**<br>TM1G, TSVG, TEUG, TNAG, HSPA<br>**nWAKE_OUT**<br>WM14 | • Pin 13 is implemented, and there exists a way to read the logic state of this pin. | ☐ |
| **14** | **VREF** | • A reference voltage has supplied to this pin and is in the appropriate voltage range for the UART signals. | ☐ |
| | | • A mechanism is in place that allows VREF to be disconnected from the Skywire. Used to achieve the lowest power states.<br>  ○ One way to achieve this is to use a GPIO to drive VREF, or to include a P-channel MOSFET in the VREF signal path to control the VREF signal from the host processor. | ☐ |
| **16** | **RTS** | • The RTS pin is implemented, and there exists a way to assert a logic state on this pin.<br>  ○ If Pin 9 is not actively controlled by the host system, a 1 KOhm pull down resistor should be connected to the RTS pin. | ☐ |

  

| | | | |
|---|---|---|---|
| **17** | **I2C SDA**<br>QBG96 | • Optional, leave floating if not used.<br>• If implemented, the I2C SCL pin requires an external 1.8 V pullup. | |
| | **DIOx**<br>S7588, S7648, S7618RD,TM1G, TSVG, TEUG, TNAG, HSPA, GELS3<br>**GPIO2**<br>WM14 | • Optional, leave floating if not used..<br>○ If implemented, ensure that the voltage on the pin is between 0 and 1.8V. | ☐ |
| | **Reserved**<br>SVZM20 | • Pin 17 is **not** implemented, and is left floating. | |
| **18** | **I2C SCL**<br>QBG96 | • Optional, leave floating if not used.<br>• If implemented, the I2C SCL pin requires an external 1.8 V pullup. | |
| | **DIOx**<br>S7588, S7648, S7618RD, GELS3, TM1G, TSVG, TEUG, TNAG, HSPA<br>**GPIO3**<br>WM14 | • Optional, leave floating if not used.<br>○ If implemented, ensure that the voltage on the pin is between 0 and 1.8V. | ☐ |
| | **Reserved**<br>SVZM20 | • Pin 18 is **not** implemented, and is left floating. | |
| **19** | **RING**<br>QBG96, TM1G, SVZM20 | • If the RING pin is implemented, there exists a way to read the logic state of this pin.<br>• If the RING pin is not implemented, it is left floating or connect to a test point. | |
| | **ADC1**<br>S7588, S7648, S7618RD,TSVG, TEUG, TNAG, HSPA, WM14, GELS3 | • Optional, leave floating if not used.<br>○ If implemented, ensure that the voltage on the pin is between 0 and 1.8V. | ☐ |
| **20** | **ON_OFF**<br>or<br>**PWR_ON** | • Pin 20 is implemented and must be driven with an open collector output from the host system or with a discrete open collector transistor. | ☐ |

  

## 2.3 Antenna Considerations

| Design Considerations | Done? |
|---|---|
| • An appropriate primary antenna has been selected for the Skywire.<br>○ Refer to the relevant Skywire datasheet for antenna design requirements, and recommended antennas. | ☐ |
| • If required, a suitable diversity antenna has been chosen for the Skywire.<br>○ Refer to the relevant Skywire Datasheet for antenna design requirements, and recommended antennas. | ☐ |
| • The antenna(s) are sufficiently isolated from noise generated by other design components. | ☐ |
| • The antenna(s) are mounted in accordance with the manufacturer's guidelines. | ☐ |

## 2.4 Enclosure Considerations

| Design Considerations | Done? |
|---|---|
| • The enclosure design insulates the Skywire from outdoor environments.<br>○ A sealed enclosure is recommended. | ☐ |
| • The enclosure design ensures that the Skywire is protected from moisture.<br>○ Condensing moisture will permanently damage the modem. Check modem datasheet for acceptable range. | ☐ |
| • The enclosure does not adversely affect the signal strength of the antenna(s).<br>○ Metal enclosures and metal objects will block and/or detune antenna systems. Consult an RF engineer for guidance on antenna selection and placement. | ☐ |

## 2.5 Power Supply Considerations

| Design Considerations | Done? |
|---|---|
| • The power supply is designed to prevent brownout conditions from occuring.<br>  ○ Brownouts may damage the modem. | ☐ |
| • The power supply layout is in accordance with the manufacturer's guidelines. | ☐ |
| • Power supply switching current loops are minimized. | ☐ |
| • The power supply is controlled in a manner such that the power will not be cut from the modem until modem has properly shut down. | ☐ |
| • A mechanism is implemented that ensures the modem can always gracefully disconnect from the network in the event of a power failure. | ☐ |

## 2.6 General Design Considerations

| Design Considerations | Done? |
|---|---|
| • Firmware update and debugging considerations: If USB is not used in the design, include a USB connector connected to Skywire USB interface so firmware can be updated on the modem while installed in the product.<br>  ○ Even if USB is unused in the final implementation, it is **highly** recommended that a connector be included in the final design for firmware updates and debugging purposes. | ☐ |